Coplanar-Gate Transparent Graphene Transistors and Inverters on Plastic

Beom Joon Kim,^{†,#} Seoung-Ki Lee,^{‡,#} Moon Sung Kang,[§] Jong-Hyun Ahn,^{‡,*} and Jeong Ho Cho^{†,*}


[†]School of Chemical Engineering and [‡]School of Advanced Materials Science and Engineering, SKKU Advanced Institute of Nanotechnology (SAINT) and Center for Human Interface Nano Technology (HINT), Sungkyunkwan University, Suwon 440-746, Korea, and [§]Department of Chemical Engineering, Soongsil University, Seoul 156-743, Korea. [#]B. J. Kim and S.-K. Lee contributed equally to this work.

raphene has attracted significant attention due to its optical transparency, mechanical flexibility, and high carrier mobility.¹⁻⁶ To exploit these properties of graphene in large-area flexible electronics, a variety of printing methods of graphene and other device components have been developed. For example, assembling graphene-based thin-film transistors (TFTs) can be achieved using combinations of transfer-printing techniques applied to graphene films grown by chemical vapor deposition (CVD) or graphene oxide dispersionbased solution processes with various printing methods of gate dielectric and electrode, which have been investigated extensively in the field of organic electronics.^{7–9}

From a practical perspective, the progress in printed graphene electronics could be further accelerated using a simpler TFT configuration that would require fewer printing steps.^{10,11} Graphene is, in fact, an excellent material for use in TFTs with simplified configurations. As a single material, graphene features both semiconducting and metallic behavior and thus can function as a semiconductor channel as well as an electrode.^{12–15} Therefore, the active channels and source/drain electrodes can be formed using a monolithic graphene layer via a single printing process.¹⁶ Also, the use of electrical double layer capacitors as gate dielectrics can alleviate constraints on the positions of the gate electrodes.^{17,18} Consequently, the development of graphenebased TFTs with unconventional and simple device configurations is highly promising.

To this end, we demonstrate the preparation of transparent flexible graphene transistors with a coplanar gate configuration based only on two materials, graphene and an ion gel gate dielectric. Moreover, flexible complementary graphene inverters prepared on a plastic substrate are presented for the first time by connecting two coplanar-gate graphene

ABSTRACT



Transparent flexible graphene transistors and inverters in a coplanar-gate configuration were presented for the first time using only two materials: graphene and an ion gel gate dielectric. The novel device configuration simplifies device fabrication such that only two printing steps were required to fabricate transistors and inverters. The devices exhibited excellent device performances including low-voltage operation with a high transistor-on-current and mobility, excellent mechanical flexibility, environmental stability, and a reasonable inverting behavior upon connecting the two transistors.

KEYWORDS: graphene transistor · coplanar-gate configuration · transparent electronics · flexible electronics

transistors. A single graphene transistor consists of a main graphene strip, a patch of graphene (with split arms) positioned away from the main strip, and an ion gel gate dielectric bridging the two components. The main strip of graphene functions as an active semiconducting channel and the source/drain electrodes, depending on its contact with the ion gel. The split arms, which are patterned to be coplanar with the main graphene strip, serve as the gate electrode. This unconventional device geometry with a coplanar-gate configuration dramatically simplifies the device fabrication such that only two printing steps were required to fabricate transistors and inverters. The resulting coplanar gate graphene transistors exhibit excellent device performances including low-voltage operation with a high transistor-on-current and mobility,

* Address correspondence to jhcho94@skku.edu, ahnj@skku.edu.

Received for review May 9, 2012 and accepted August 27, 2012.


Published online September 06, 2012 10.1021/nn3020486

© 2012 American Chemical Society

VOL.6 • NO.10 • 8646-8651 • 2012



8646



ARTICLE

Figure 1. (a) Schematic diagram showing the fabrication of an ion gel-gated graphene transistor array in a coplanar gate configuration on a flexible plastic substrate. (b) Photograph of the coplanar-gate graphene transistor array. The inset shows an optical microscopy image of a coplanar-gate graphene transistor (scale bar: 200 μ m).

excellent mechanical flexibility, environmental stability, and a reasonable inverting behavior upon connecting the two transistors. Accordingly, the coplanar-gate graphene transistors provide a novel and simple route to achieving low-cost printed flexible graphene electronics with a high device performance.

RESULTS AND DISCUSSION

Figure 1a illustrates the fabrication of coplanar gate graphene transistors with an ion gel gate dielectric on a plastic substrate. To begin with, high-quality monolayer graphene was synthesized via CVD over a largearea Cu foil, as described previously.¹⁹ Multiple strips and split arms of graphene were then formed on the Cu foil by photolithography and oxygen plasma etching. The distance between the split arms and the graphene stripes was 300 μ m. Note that we introduced the split arms gate electrode instead of a single arm structure to achieve more uniform charge accumulation across the width of channel. A supporting polymer layer used for transfer-printing was spin-coated onto the graphene patterns on the Cu foil, and the Cu foil was removed by electrochemical etching. The graphene patterns were then transfer-printed onto a polyethylene terephthalate (PET) substrate, and the supporting layer was removed. Subsequently, an ion gel gate dielectric consisting of poly(styrene-methyl methacrylate-styrene) (PS-PMMA-PS) triblock copolymer and 1-ethyl-3-methylimidazolium bis(trifluoromethylsulfonyl)imide ([EMIM][TFSI]) ionic liquid was printed across the split arms and a portion of the graphene stripe using an aerosol jet printing technique. Note that the long-range polarizability of the ion gel gate dielectrics enabled the gate electrode (split arms) to be offset tioned to be coplanar with the channel. The graphene strip segment in contact with the ion gel functioned as the channel of the transistor with a conductance that could be tuned by the bias applied at the split arms gate electrode, while the remainder of the strip formed the source/drain electrodes. The length (L) and width (W) of the channel were 500 and 10 μ m, respectively. A photograph of the as-prepared coplanar-gate graphene transistor array is displayed in Figure 1b. The coplanar gate graphene transistors also exhibit good optical transparancy. Figure 2 displays the transmittance of the layered films over the visible and nearinfrared spectral range. The transparency of a neat PET film depended weakly on the wavelength and was approximately 92%, for example, at 550 nm. The overall transparency was reduced after transferring a graphene monolayer onto PET and slightly more after patterning the ion gel on the graphene layer but was still above 80% (84% optical transparency at 550 nm).

completely from the channel (main strip)²⁰ and posi-

Typical drain current (I_D)—drain voltage (V_D) characteristics of a coplanar-gate graphene transistor at five different gate voltages (V_G) are plotted in Figure 3a, demonstrating reasonable gate modulation. Note that large drain currents were obtained at low drain and gate voltages ($I_D \approx 30 \ \mu$ A at $V_G = -2$ V and $V_D = 0.5$ V with a L/W ratio of 50). These results were attributed to the very large capacitance of the ion gel gate dielectrics. A specific capacitance of 8.1 μ F/cm² was obtained at 10 Hz from a metal/insulator/metal test structure in a coplanar electrode configuration [Figure 3b].²¹ I_D is also displayed in Figure 3c as a function of V_G at a given V_D . Clear ambipolar behavior was observed in the gate dependence of I_D , where

VOL.6 • NO.10 • 8646-8651 • 2012

IAI

www.acsnano.org

positive and negative $V_{\rm G}$ regions represent electron and hole transport, respectively. Devices show the low operation voltages (<2 V) and the charge neutrality point (Dirac point) around 0 V. The operating speed of these devices, which is unavoidably associated with the relatively slow motion of ions under gate field, is under investigation.

Estimating the mobility (μ) of the devices required a more rigorous calculation to treat the monolithic




Figure 2. Transmittance of a PET substrate (black) with graphene (red) and an ion gel layer (blue).

nature of the graphene devices. It is worth emphasizing that the resistivity of the source and drain electrodes (the portion of the graphene strip not covered with the ion gel) exceeds that of the channel (the portion of the graphene covered with the ion gel) when the device is turned on. These properties differ from those of conventional transistors in which the resistivity of an electrode is, in general, much lower than that of a channel. As a result, accurate estimates of the channel resistance (R_{channel}) should consider subtracting the electrode resistance (Relectrode) from the total resistance (R_{total}) obtained directly from the raw I-V characteristics; $R_{\text{channel}} = R_{\text{total}} - R_{\text{electrode}}$; $R_{\text{electrode}}$ could be measured from a separate metal-graphene-metal test structure constructed with the dimensions used for the graphene transistors, as shown in Supporting Information, Figure S1. Accordingly, the channel conductivity ($\sigma_{channel}$), obtained from $R_{channel}$, can be displayed as a function of the carrier density (n) at a given $V_{\rm G}$, as shown in the inset of Figure 3c, using the channel dimensions and the following relation,^{22,23}

 $|V_{\rm G} - V_{\rm G, min}| = \frac{h\nu_{\rm F}\sqrt{\pi n}}{e} + \frac{ne}{C_{\rm FDL}}$




Figure 3. (a) Output characteristics (I_D vs V_D) of a coplanar-gate graphene transistor at five different V_G values. (b) Frequency dependence of the specific capacitance of the ion-gel capacitor in graphene/ion-gel/graphene coplanar configuration. (c) Transfer characteristics (I_D vs V_G) of a coplanar-gate graphene transistor at $V_D = -0.1$ V and the corresponding $\sigma_{channel}$ vs n plot (inset). (d) Distribution of the hole and electron mobilities from 50 coplanar-gate graphene transistors.

VOL.6 • NO.10 • 8646-8651 • 2012



where *h* is the reduced Planck's constant, $v_{\rm F}$ is the Fermi velocity (1.1 \times 10⁶ m/s), and C_{EDL} is the electric double layer capacitance.²⁴ Finally, the carrier mobility is calculated according to $\mu = (d\sigma_{channel}/dn)/e$. Figure 3d displays the distributions of the hole and electron mobilities of 50 devices that are randomly selected among coplanar-gate graphene transistors fabricated from different batches. A Gaussian fit indicates that the hole and electron mobilities were centered on 892 \pm 196 and 628 \pm 146 cm²/(V·s), respectively. Moreover, the overall device yield is greater than 95%; this is typical for many batches we have examined. Note that these estimated values (excluding the influence of electrode resistance) determine the upper bound of the nominal mobility values (including the influence of electrode resistance which may be practical for integrated circuit design).




Figure 4. (a) The normalized hole/electron mobilities (μ/μ_o) as a function of strain induced by bending. The inset shows the changes in μ/μ_o after multiple bending cycles at a tension strain up to 2%. (b) Ambient air stability of graphene transistors. The insets show changes in the Dirac point during the stability test.

The mechanical flexibility, robustness, and air stability of the coplanar-gate graphene transistors were investigated. Figure 4a shows the changes in the effective hole and electron mobilities, measured in forward and backward bending tests and normalized by the corresponding mobilities from the unbent state (μ/μ_{o}) . Negative and positive strains corresponded to tension and compression, respectively. Strains within $\pm 2.8\%$ yielded only a 20% change in the hole and electron mobilities. Fatigue tests were also performed on the graphene transistors. The inset of Figure 4a shows μ/μ_o after five thousand cycles of bending, which introduced tension strains between 0% and 2%. The values of μ/μ_{o} changed relative to the initial values by only 20% after 5000 cycles. Finally, the device stability under ambient conditions was tested. As shown in Figure 4b, almost no appreciable degradation in the device performance was observed, even after storing the devices under ambient conditions for more than one month. Overall, the bending tests, fatigue tests, and air stability tests demonstrated the stable and reliable operation of the flexible graphene transistors.

Finally, complementary inverters were prepared by connecting two coplanar-gate graphene transistors on a plastic substrate; one of the transistors was connected to the supply voltage (V_{DD}), the other was connected to the ground, and the two transistors shared an input gate terminal and an output terminal, as shown in Figure 5a. The circuit diagram of an inverter is displayed in Figure 5b. It should be noted that these devices were fabricated in two simple steps, including transfer printing of graphene and aerosol printing of the ion gel. Details of the inverter operation based on two identical ambipolar transistors, unlike those of complementary inverters based on separate *n*- and *p*-channel transistors, are thoroughly described in refs 25–27. Briefly, the effective channel potential applied to the two identical transistors varies respectively due to the drain potential superposition effect upon sweeping an input signal (V_{IN}) under a constant $V_{\rm DD}$.^{25–27} As a consequence, their channel resistances




Figure 5. (a) Schematic diagram of a complementary inverter based on two coplanar-gate graphene transistors. (b) Circuit diagram of the inverter. (c) Transfer characteristics ($I_D vs V_G$) of a coplanar-gate graphene transistor at different V_{DS} (from 0.1 to 1 V), demonstrating that the channel resistance at a given gate field can vary if the effective channel potential (drain field) varies. The inset shows $V_{dirac} vs V_D$ plot. (d) Input-output voltage characteristic and corresponding gain of a complementary inverter based on coplanar-gate graphene transistors.

VOL.6 • NO.10 • 8646-8651 • 2012



 $(R_1 \text{ and } R_2)$ [Figure 5c] and the resulting output signal (V_{OUT}) , which follows $V_{OUT} = V_{DD}[(R_2/(R_1 + R_2))]$, change accordingly to yield an inverted signal between the input and the output. As an example, Figure 5d shows a typical $V_{OUT} - V_{IN}$ relation of an inverter based on the coplanr-gate transistors at V_{DD} of 1.5 V. Differing from a typical CMOS inverter, the output voltage did not saturate to zero or V_{DD} due to the zero band gap of graphene.^{28,29} $V_{OUT} - V_{IN}$ relations at different values of $V_{\rm DD}$ are displayed in Supporting Information, Figure S2. The signal inversion could be obtained at both positive and negative V_{DD} values due to the ambipolar nature of the constituent transistors. The gain values of these inverters at different V_{DD} values are displayed in Figure S2. A maximum gain of 2.6 was estimated at V_{DD} of 1.5 V, which is sufficient to drive a next stage component in a logic circuit.

CONCLUSIONS

We describe the preparation of transparent flexible graphene transistors and inverters in coplanar-gate configurations based on graphene and an ion gel gate dielectric. Owing to the simple device structure and the unique properties of the materials, the entire device fabrication could be carried out in two steps: transfer of the graphene layer followed by printing of the ion gel. Despite the simple fabrication procedure, these devices exhibited excellent mechanical flexibility and environmental stability. The simple fabrication of coplanar-gate graphene transistors will advance further applications of graphene in printable, transparent, flexible electronics.

EXPERIMENTAL SECTION

High-quality monolayer graphene films were prepared on a Cu foil (thickness 25 μ m, 99.8%) via CVD, as described previously (Supporting Information, Figure S3).¹⁹ The graphene patterns, including multiple strips and split arms, were defined by photolithography (AZ 1512 and AZ 500 MIF developer) and oxygen plasma etching (~2 s) of the graphene layers on the Cu foil. Poly(methyl methacrylate) (PMMA) supporting layer was spin-coated at 3500 rpm for 30 s onto the graphene patterns on the Cu foil, and the Cu foil was electrochemically etched using an aqueous 0.1 M ammonium persulfate solution. The graphene patterns of 188 μ m) attached to a glass slice for easy handling. Finally, the supporting layer was removed by dipping in the hot acetone (~60 °C) for 30 min.

The ion gel gate dielectrics were patterned using a commercial aerosol jet printing technique under room temperature. An ion gel ink consisting of PS-PMMA-PS triblock copolymer and [EMIM][TFSI] ionic liquid in ethyl acetate solvent (weight ratio of 0.1:0.9:9) was printed onto the patterned graphene. The ion gel was patterned across the split gate and a portion of the graphene stripe. Upon solvent evaporation, the PS-PMMA-PS triblock copolymer in the [EMIM][TFSI] ionic liquid formed a well-defined physical gel through noncovalent association of PS components that were insoluble in the ionic liquid. The graphene region in contact with the ion gel served as the active channel ($L = 500 \,\mu\text{m}$ and $W = 10 \,\mu\text{m}$), whereas the other region functioned as the source/drain electrodes. In some devices, a layer of Au (50 nm) was patterned onto the portion of graphene that functioned as the source/drain electrodes. These Au layers visually guided the position of the transparent graphene source/drain electrodes during electrical measurements.

Conflict of Interest: The authors declare no competing financial interest.

Acknowledgment. We acknowledge Dr. Sung Cheol Yoon and Dr. Changjin Lee at Korea Research Institute of Chemical Technology for use of aerosol jet printing machine. This work was supported by the Basic Research Program and Global Frontier Research Center for Advanced Soft Electronics through the National Research Foundation of Korea (NRF) funded by the Ministry of Education, Science and Technology (Grants 2009-0083540, 2011-0006268, 2011-0031639, and 2012006049) and the Technology Innovation Program (Grant 10041066) funded by the Ministry of Knowledge Economy (MKE), Republic of Korea.

Supporting Information Available: Electrical characteristics of a graphene electrode; input-output voltage curves of the inverter devices; Raman spectra of CVD-grown monolayer

graphene. This material is available free of charge *via* the Internet at http://pubs.acs.org.

REFERENCES AND NOTES

- 1. Bonaccorso, F.; Sun, Z.; Hasan, T.; Ferrari, A. Graphene Photonics and Optoelectronics. *Nat. Photon.* **2010**, *4*, 611–622.
- Bunch, J. S.; Verbridge, S. S.; Alden, J. S.; Van Der Zande, A. M.; Parpia, J. M.; Craighead, H. G.; McEuen, P. L. Impermeable Atomic Membranes from Graphene Sheets. *Nano Lett.* 2008, *8*, 2458–2462.
- Cai, W.; Zhu, Y.; Li, X.; Piner, R. D.; Ruoff, R. S. Large Area Few-Layer Graphene/Graphite Films as Transparent Thin Conducting Electrodes. *Appl. Phys. Lett.* **2009**, *95*, 123115.
- Geim, A. K.; Novoselov, K. S. The Rise of Graphene. Nat. Mater. 2007, 6, 183–191.
- Lee, C.; Wei, X.; Kysar, J. W.; Hone, J. Measurement of the Elastic Properties and Intrinsic Strength of Monolayer Graphene. *Science* 2008, 321, 385–388.
- Lee, Y.; Bae, S.; Jang, H.; Jang, S.; Zhu, S. E.; Sim, S. H.; Song, Y. I.; Hong, B. H.; Ahn, J. H. Wafer-Scale Synthesis and Transfer of Graphene Films. *Nano Lett.* **2010**, *10*, 490–493.
- Chen, J. H.; Ishigami, M.; Jang, C.; Hines, D. R.; Fuhrer, M. S.; Williams, E. D. Printed Graphene Circuits. *Adv. Mater.* 2007, 19, 3623–3627.
- Katz, H. E. Recent Advances in Semiconductor Performance and Printing Processes for Organic Transistor-Based Electronics. *Chem. Mater.* 2004, *16*, 4748–4756.
- Sirringhaus, H.; Kawase, T.; Friend, R.; Shimoda, T.; Inbasekaran, M.; Wu, W.; Woo, E. High-Resolution Inkjet Printing of All-Polymer Transistor Circuits. *Science* 2000, 290, 2123–2126.
- Liang, X.; Fu, Z.; Chou, S. Y. Graphene Transistors Fabricated via Transfer-Printing In Device Active-Areas on Large Wafer. Nano Lett. 2007, 7, 3840–3844.
- Wang, S.; Ang, P. K.; Wang, Z.; Tang, A. L. L.; Thong, J. T. L.; Loh, K. P. High Mobility, Printable, and Solution-Processed Graphene Electronics. *Nano Lett.* **2009**, *10*, 92–98.
- Di, C.; Wei, D.; Yu, G.; Liu, Y.; Guo, Y.; Zhu, D. Patterned Graphene as Source/Drain Electrodes for Bottom-Contact Organic Field-Effect Transistors. *Adv. Mater.* 2008, 20, 3289–3293.
- Lin, Y. M.; Jenkins, K. A.; Valdes-Garcia, A.; Small, J. P.; Farmer, D. B.; Avouris, P. Operation of Graphene Transistors at Gigahertz Frequencies. *Nano Lett.* **2008**, *9*, 422–426.
- Shi, Y.; Kim, K. K.; Reina, A.; Hofmann, M.; Li, L. J.; Kong, J. Work Function Engineering of Graphene Electrode via Chemical Doping. ACS Nano 2010, 4, 2689–2694.





- Sordan, R.; Traversi, F.; Russo, V. Logic Gates with a Single Graphene Transistor. Appl. Phys. Lett. 2009, 94, 073305.
- Lee, S. K.; Kim, B. J.; Jang, H.; Yoon, S. C.; Lee, C.; Hong, B. H.; Rogers, J. A.; Cho, J. H.; Ahn, J. H. Stretchable Graphene Transistors with Printed Dielectrics and Gate Electrodes. *Nano Lett.* **2011**, *11*, 4642–4646.
- Cho, J. H.; Lee, J.; He, Y.; Kim, B. S.; Lodge, T. P.; Frisbie, C. D. High-Capacitance Ion Gel Gate Dielectrics with Faster Polarization Response Times for Organic Thin Film Transistors. *Adv. Mater.* **2008**, *20*, 686–690.
- Cho, J. H.; Lee, J.; Xia, Y.; Kim, B. S.; He, Y.; Renn, M. J.; Lodge, T. P.; Frisbie, C. D. Printable Ion-Gel Gate Dielectrics for Low-Voltage Polymer Thin-Film Transistors on Plastic. *Nat. Mater.* 2008, *7*, 900–906.
- Bae, S.; Kim, H.; Lee, Y.; Xu, X.; Park, J. S.; Zheng, Y.; Balakrishnan, J.; Lei, T.; Kim, H. R.; Song, Y. I. Roll-to-Roll Production of 30-in. Graphene Films for Transparent Electrodes. *Nat. Nanotechnol.* **2010**, *5*, 574–578.
- Kim, B. J.; Kang, M. S.; Pham, V. H.; Cuong, T. V.; Kim, E. J.; Chung, J. S.; Hur, S. H.; Cho, J. H. Low-Voltage Solution-Processed Graphene Transistors Based on Chemically and Solvothermally Reduced Graphene Oxide. *J. Mater. Chem.* 2011, *21*, 13068–13073.
- 21. The specific capacitance value was estimated by dividing the measured capacitance value by the overlap area between the ion gel and the graphene electrode (0.025 mm²). We acknowledge that estimating the specific capacitance can be uncertain and therefore the mobility of these devices can be uncertain due to the unconventional geometry. Nevertheless, such uncertainty would not affect the qualitative conclusions presented in this report.
- Chen, F.; Qing, Q.; Xia, J.; Li, J.; Tao, N. Electrochemical Gate-Controlled Charge Transport in Graphene in Ionic Liquid and Aqueous Solution. J. Am. Chem. Soc. 2009, 131, 9908– 9909.
- 23. Das, A.; Pisana, S.; Chakraborty, B.; Piscanec, S.; Saha, S.; Waghmare, U.; Novoselov, K.; Krishnamurthy, H.; Geim, A.; Ferrari, A. Monitoring Dopants by Raman Scattering in an Electrochemically Top-Gated Graphene Transistor. *Nat. Nanotechnol.* **2008**, *3*, 210–215.
- 24. Lee, J.; Panzer, M. J.; He, Y.; Lodge, T. P.; Frisbie, C. D. Ion Gel Gated Polymer Thin-Film Transistors. J. Am. Chem. Soc. 2007, 129, 4532–4533.
- Li, S. L.; Miyazaki, H.; Kumatani, A.; Kanda, A.; Tsukagoshi, K. Low Operating Bias and Matched Input–Output Characteristics in Graphene Logic Inverters. *Nano Lett.* **2010**, *10*, 2357–2362.
- Li, S. L.; Miyazaki, H.; Lee, M. V.; Liu, C.; Kanda, A.; Tsukagoshi, K. Complementary-like Graphene Logic Gates Controlled by Electrostatic Doping. *Small* **2011**, *7*, 1552–1554.
- Yu, W. J.; Kim, U. J.; Kang, B. R.; Lee, I. H.; Lee, E. H.; Lee, Y. H. Adaptive Logic Circuits with Doping-Free Ambipolar Carbon Nanotube Transistors. *Nano Lett.* **2009**, *9*, 1401–1405.
- Meric, I.; Han, M. Y.; Young, A. F.; Ozyilmaz, B.; Kim, P.; Shepard, K. L. Current Saturation in Zero-Bandgap, Top-Gated Graphene Field-Effect Transistors. *Nature Nanotechnol.* 2008, 3, 654–659.
- Sprinkle, M.; Siegel, D.; Hu, Y.; Hicks, J.; Tejeda, A.; Taleb-Ibrahimi, A.; Le Fèvre, P.; Bertran, F.; Vizzini, S.; Enriquez, H. First Direct Observation of a Nearly Ideal Graphene Band Structure. *Phys. Rev. Lett.* **2009**, *103*, 226803.

